


# Digital System Design


## DIGITAL SYSTEM MODEL

### FSM (CONTROL) + DATAPATH CIRCUIT



## EXAMPLES

### CAR LOT COUNTER



If A = 1 → No light received (car obstructing LED A)  
 If B = 1 → No light received (car obstructing LED B)


If car enters the lot, the following sequence (A|B) must be followed:  
 00 → 10 → 11 → 01 → 00

If car leaves the lot, the following sequence (A|B) must be followed:  
 00 → 01 → 11 → 10 → 00


A car might stay in a state for many cycles since the car speed is very large compared to that of the clock frequency.

### DIGITAL SYSTEM (FSM + Datapath circuit)


- Usually, when *resetrn* (asynchronous clear) and *clock* are not drawn, they are implied.



▪ Finite State Machine (FSM):




▪ Algorithmic State Machine (ASM) chart:




### 7-SEGMENT SERIALIZER

#### DIGITAL SYSTEM (FSM + Datapath circuit)

- Most FPGA Development boards have a number of 7-segment displays (e.g., 4, 8). However, only one can be used at a time.
- If we want to display four digits (inputs A, B, C, D), we can design a serializer that will only show one digit at a time on the 7-segment displays.
- Since only one 7-segment display can be used at a time, we need to serialize the four BCD outputs. In order for each digit to appear bright and continuously illuminated, each digit is illuminated for 1 ms every 4 ms (i.e. a digit is un-illuminated for 3 ms and illuminated for 1 ms). This is taken care of by feeding the output  $z$  of the 'counter to 0.001s' to the enable input of the FSM. This way, state transitions only occur each 0.001 s.
- Nexys-4/Nexys-4 DDR Board: For each display, we control the individual cathodes (7) of each LED: these active-low signals. The anode is common: this is the enable signal (active-low). The board has eight 7-segment displays; we are only using four displays in this circuit: thus, we need to control 4 enable signals and disable the remaining 4 ( $buf(7..4) = 0$ ).



- Algorithmic State Machine (ASM) chart:** This is a Moore-type FSM. The output  $s$  only depends on the present state. Note that this is actually a counter from 0 to 3 with enable.



BIT-COUNTING CIRCUIT


SEQUENTIAL ALGORITHM

```


C ← 0
while A ≠ 0
  if a0 = 1 then
    C ← C + 1
  end if
  right shift A
end while
    
```

DIGITAL SYSTEM (FSM + Datapath circuit)

- **Counter Design:** EC=1 increases the count. sclr: Synchronous clear. The way this is designed, if sclr = '1', the count is initialized to zero (here, we do not need EC to be 1).



- **Algorithmic State Machine (ASM) chart:** Mealy FSM




**DEBOUNCING CIRCUIT**

- Mechanical bouncing lasts approximately 20 ms. The, we have to make sure that the input signal  $w$  is stable ('1') for at least 20 ms before we assert  $w\_db$ . Then, to deassert  $w\_db$ , we have to make that the  $w$  is stable ('0') for at least 20 ms.


**DIGITAL SYSTEM (FSM + Datapath circuit)**

- Counter 0 to N-1:**  $E=1 \rightarrow Q = Q+1$ .  $sclr$ : Synchronous clear. The way it is designed, if  $sclr = '1'$  and  $E='1'$ , then  $Q=0$ . If  $T$  is the period of the clock signal, then  $N = \frac{20ms}{T}$ .

For example, for 100 MHz input clock,  $T = 10$  ns. Then  $N = \frac{20ms}{10ns} = 2 \times 10^6$




**Algorithmic State Machine:**



SIMPLE PROCESSOR

DIGITAL SYSTEM (FSM + Datapath circuit)

- This system is a basic Central Processing Unit (CPU). For completeness, a memory would need to be included.
- Here, the Control Circuit could be implemented as a State Machine. However, in order to simplify the State Machine design, the Control Circuit is partitioned into a datapath circuit and a FSM.



OPERATION


- Every time  $w = '1'$ , we grab the instruction from  $fun$  and execute it.
- $Instruction = |f_2|f_1|f_0|Ry_1|Ry_0|Rx_1|Rx_0|$ . This is called 'machine language instruction' or Assembly instruction:
  - ✓  $f_2f_1f_0$ : Opcode (operation code). This is the portion that specifies the operation to be performed.
  - ✓  $Rx$ : Register where the result of the operation is stored (we also read data from  $Rx$ ).  $Rx$  can be R1, R2, R3, R4.
  - ✓  $Ry$ : Register where we only read data from.  $Ry$  can be R1, R2, R3, R4.

| $f = f_2f_1f_0$ | Operation        | Function                  |
|-----------------|------------------|---------------------------|
| 000             | Load $Rx$ , Data | $Rx \leftarrow Data$      |
| 001             | Move $Rx$ , $Ry$ | $Rx \leftarrow Ry$        |
| 010             | Add $Rx$ , $Ry$  | $Rx \leftarrow Rx + Ry$   |
| 011             | Sub $Rx$ , $Ry$  | $Rx \leftarrow Rx - Ry$   |
| 100             | Not $Rx$         | $Rx \leftarrow NOT (Rx)$  |
| 101             | And $Rx$ , $Ry$  | $Rx \leftarrow Rx AND Ry$ |
| 110             | Or $Rx$ , $Ry$   | $Rx \leftarrow Rx OR Ry$  |
| 111             | Xor $Rx$ , $Ry$  | $Rx \leftarrow Rx XOR Ry$ |


▪ **Control Circuit:**

This is made out of some combinational units, a register, and a FSM:

- ✓  $E_x$ : Every time we want to enable register  $R_x$ , the FSM only asserts  $E_x$  (instead of controlling  $E_{R_0}, E_{R_1}, E_{R_2}, E_{R_3}$  directly). The decoder takes care of generating the enable signal for the corresponding register  $R_x$ .
- ✓  $E_o, s_o$ : Every time we want to read from register  $R_y$  (or  $R_x$ ), the FSM only asserts  $E_o$  (instead of controlling  $O_{R_0}, O_{R_1}, O_{R_2}, O_{R_3}$  directly) and  $s_o$  (which signals whether to read from  $R_x$  or  $R_y$ ). The decoder takes care of generating the enable signal for the corresponding register  $R_x$  or  $R_y$ .



$$\text{funq} = |f_2|f_1|f_0|RY_1|RY_0|Rx_1|Rx_0|$$



▪ **Arithmetic-Logic Unit (ALU):**

| op   | Operation                  | Function              | Unit       |
|------|----------------------------|-----------------------|------------|
| 0000 | $y \leq A$                 | Transfer 'A'          | Arithmetic |
| 0001 | $y \leq A + 1$             | Increment 'A'         |            |
| 0010 | $y \leq A - 1$             | Decrement 'A'         |            |
| 0011 | $y \leq B$                 | Transfer 'B'          |            |
| 0100 | $y \leq B + 1$             | Increment 'B'         |            |
| 0101 | $y \leq B - 1$             | Decrement 'B'         |            |
| 0110 | $y \leq A + B$             | Add 'A' and 'B'       |            |
| 0111 | $y \leq A - B$             | Subtract 'B' from 'A' |            |
| 1000 | $y \leq \text{not } A$     | Complement 'A'        | Logic      |
| 1001 | $y \leq \text{not } B$     | Complement 'B'        |            |
| 1010 | $y \leq A \text{ AND } B$  | AND                   |            |
| 1011 | $y \leq A \text{ OR } B$   | OR                    |            |
| 1100 | $y \leq A \text{ NAND } B$ | NAND                  |            |
| 1101 | $y \leq A \text{ NOR } B$  | NOR                   |            |
| 1110 | $y \leq A \text{ XOR } B$  | XOR                   |            |
| 1111 | $y \leq A \text{ XNOR } B$ | XNOR                  |            |

- **Algorithmic State Machine (ASM):**  
 Every branch of the FSM implements an Assembly instruction.

